Download Print this page

Renesas H8S Family Hardware Manual page 787

Advertisement

Slave
Slave confirms the H_BUSY bit in BTCR.
Slave writes data of 1 to n bytes to the BTDTR
buffer.
Slave sets the B2H_ATN bit in BTCR to indicate
data write completion to the BTDTR buffer.
Confirms the CLR_RD_PTR bit.
The CRRPI bit in BTSR1 is set to notify read
pointer clearing as an interrupt source to slave.
The HBTRI bit in BTSR0 is set to notify host reads
all data through the BTDTR buffer.
Confirms the B2H_ATN bit.
The B2HI bit in BTSR1 is set to notify host data
read completion as an interrupt source to slave.
Wait for
H_BUSY = 0
Write BTDTR buffer
B2H_ATN = 1
Generate host
interrupt
H_BUSY = 1
Clear read pointer
Generate slave
interrupt
Read BTDTR buffer
Generate slave
interrupt
B2H_ATN = 0
Generate slave
interrupt
H_BUSY = 0
Figure 19.7 BT Read Transfer Flow
Section 19 LPC Interface (LPC)
Host
Host waits for the B2H_ATN bit (interrupt from
slave) is set by slave.
Host confirms the B2H_ATN bit in BTCR.
The slave data write completion interrupt is notified to host.
Host sets the H_BUSY bit in BTCR.
Host clears read pointer by setting the CLR_RD_PTR
bit in BTCR.
Host reads data from the BTDTR buffer.
Host clears the B2H_ATN bit in BTCR.
Host clears the H_BUSY bit in BTCR to indicate
transfer completion.
Rev. 1.00 Mar. 12, 2008 Page 739 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472