Operation In Asynchronous Communication - Renesas H8S Family Hardware Manual

Section 15 Serial Communication Interface with FIFO (SCIF)

Operation in Asynchronous Communication

Figure 15.2 illustrates the typical format for asynchronous serial communication. One frame

consists of a start bit (low level), followed by transmit/receive data (LSB-first: from the least

significant bit), a parity bit, and a stop bit (high level). In asynchronous serial communication, the

transmission line is usually held high in the mark state (high level). The SCIF monitors the

transmission line, and when it detects the space state (low level), recognizes a start bit and starts

serial communication. Inside the SCIF, the transmitter and receiver are independent units,

enabling full-duplex communication. Both of the transmitter and receiver also have a 16-stage

FIFO buffered structure so that data can be read or written during transmission or reception,

enabling continuous data transmission and reception.

Idle state (mark state)

Transmit/receive data

5, 6, 7, or 8 bits

One unit of transfer data (character or frame)

Figure 15.2 Data Format in Serial Transmission/Reception

(Example with 8-Bit Data, Parity and 2 Stop Bits)

Rev. 1.00 Mar. 12, 2008 Page 527 of 1178

REJ09B0403-0100