Download Print this page

Renesas H8S Family Hardware Manual page 794

Advertisement

Section 19 LPC Interface (LPC)
Figure 19.9 shows the timing of the LPCPD and LRESET signals.
LCLK
LPCPD
LAD3 to LAD0
LFRAME
LRESET
Rev. 1.00 Mar. 12, 2008 Page 746 of 1178
REJ09B0403-0100
At least 30 µs
Figure 19.9 Power-Down State Termination Timing
At least 100 µs
At least 60 µs

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472