Download Print this page

Renesas H8S Family Hardware Manual page 723

Advertisement

• HICR1
Initial
Bit
Bit Name
Value
7
LPCBSY
0
R/W
Slave Host Description
R
LPC Busy
Indicates that the LPC interface is processing a
transfer cycle.
0: LPC interface is in transfer cycle wait state
Bus idle, or transfer cycle not subject to processing
is in progress
Cycle type or address indeterminate during transfer
cycle
[Clearing conditions]
LPC hardware reset or LPC software reset
LPC hardware shutdown or LPC software
shutdown
Forced termination (abort) of transfer cycle subject
to processing
Normal termination of transfer cycle subject to
processing
1: LPC interface is performing transfer cycle
processing
[Setting condition]
Match of cycle type and address
Section 19 LPC Interface (LPC)
Rev. 1.00 Mar. 12, 2008 Page 675 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472