Advertisement
2
Section 18 I
C Bus Interface (IIC)
18.4.9
Noise Canceler
The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched
internally. Figure 18.28 shows a block diagram of the noise canceler.
The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) pin
input signal is sampled on the system clock, but is not passed forward to the next circuit unless the
outputs of both latches agree. If they do not agree, the previous value is held.
SCL or
SDA input
signal
Sampling
clock
18.4.10 Initialization of Internal State
The IIC has a function for forcible initialization of its internal state if a deadlock occurs during
communication.
Initialization is executed in accordance with clearing ICE bit.
Scope of Initialization: The initialization executed by this function covers the following items:
• ICDRE and ICDRF internal flags
• Transmit/receive sequencer and internal operating clock counter
• Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data
output, etc.)
Rev. 1.00 Mar. 12, 2008 Page 648 of 1178
REJ09B0403-0100
Sampling clock
C
D
Q
Latch
System clock
cycle
Figure 18.28 Block Diagram of Noise Canceler
C
D
Q
Latch
Internal
Match
SCL or
detector
SDA
signal
Advertisement
