Download Print this page

Renesas H8S Family Hardware Manual page 768

Advertisement

Section 19 LPC Interface (LPC)
Bit
Bit Name Initial Value Slave Host Description
0
HBTRI
0
Note:
* Only 0 can be written to clear the flag.
Rev. 1.00 Mar. 12, 2008 Page 720 of 1178
REJ09B0403-0100
R/W
R/(W)* 
BTDTR Host Read End Interrupt
This status flag indicates that the host reads all valid
data from BTDTR buffer. When the BFIE3 bit and
HBTRIE bit are set to 1, IBFI3 interrupt is requested
to the slave.
0: BTDTR host read end wait state
[Clearing condition]
After the slave reads HBTRI = 1 and writes 0 to this
bit.
1: BTDTR host read end
[Setting condition]
When the host finished reading the valid data from
BTDTR.

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472