Download Print this page

Bt Control Register (Btcr) - Renesas H8S Family Hardware Manual

Advertisement

19.3.29 BT Control Register (BTCR)

BTCR is one of the registers used to implement BT mode. The BTCR register contains bits used
in transfer cycle handshaking, and those indicating the completion of data transfer to the buffer.
Initial
Bit
Bit Name
Value Slave Host
7
B_BUSY
1
6
H_BUSY
0
5
OEM0
0
R/W
Description
R/W
R
BT Write Transfer Busy Flag
Read-only bit from the host. Indicates that the BTDTR
buffer is being used for BT write transfer (write transfer
is in progress.)
0: Indicates waiting for BT write transfer
1: Indicates that the BTDTR buffer is being used
3
R
(W)*
BT Read Transfer Busy Flag
This is a set/clear bit from the host. Indicates that the
BTDTR buffer is being used for BT read transfer (read
transfer is in progress.)
0: Indicates waiting for BT read transfer
[Clearing condition]
When the host writes a 1 while H_BUSY is set to 1.
1: Indicates that the BTDTR buffer is being used
[Setting condition]
When the host writes a 1 while H_BUSY is set to 0.
4
R/W
R/(W)*
User defined bit
This bit is defined by the user, and validated only when
set to 1 by a 0 written from the host.
0: [Clearing condition]
When the slave writes a 0 after a 1 has been read
from OEM0.
1: [Setting condition]
When the slave writes a 1, after a 0 has been read
from OEM0, or when the host writes a 0.
Section 19 LPC Interface (LPC)
Rev. 1.00 Mar. 12, 2008 Page 727 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472