Etherc/E-Dmac Status Register (Eesr) - Renesas H8S Family Hardware Manual

Section 21 Ethernet Controller Direct Memory Access Controller (E-DMAC)

EtherC/E-DMAC Status Register (EESR)

EESR is a 32-bit readable/writable register that shows communications status information on the

E-DMAC in combination with the EtherC. The information in this register is reported in the form

of interrupts. Individual bits are cleared by writing 1 (however, bit 22 (ECI) is a read-only bit and

not to be cleared by writing 1) and are not affected by writing 0. Each interrupt source can also be

masked by means of the corresponding bit in the EtherC/E-DMAC status interrupt permission

The interrupts generated by this register are EINT0. For interrupt priority, see section 5.5,

Interrupt Exception Handling Vector Table.

Rev. 1.00 Mar. 12, 2008 Page 798 of 1178

REJ09B0403-0100

This bit is always read as 0. The initial value should

not be changed.

Write-Back Complete

Indicates that write-back from the E-DMAC to the

corresponding descriptor has completed. This

operation is enabled when the TIS bit in TRIMD is set

0: Write-back has not completed, or no transmission

1: Write-back has completed

These bits are always read as 0. The initial value

should not be changed.

Transmit Abort Detection

Indicates that the EtherC aborts transmitting a frame

because of failures during transmitting the frame.

0: Frame transmission has not been aborted or no

1: Frame transmit has been aborted

transmit directive