Download Print this page

Renesas H8S Family Hardware Manual page 583

Advertisement

(5)
Data Reception
Figure 15.10 shows an example of the data reception flowchart.
Receive data ready interrupt
Read FLSR
BI = 1, FE = 1,
PE = 1, or OE = 1
Read receive FIFO
Read FLSR
DR = 0
(Transmission/reception standby flow)
[1]
Yes
Error processing
No
[2]
[3]
[4]
Figure 15.10 Example of Data Reception Flowchart
Section 15 Serial Communication Interface with FIFO (SCIF)
[1] When data is received, a receive data ready
interrupt occurs. Go to the data reception flow
by using this interrupt trigger.
[2] Confirm that the BI, FE, PE, and OE flags in
FLSR are all cleared. If any one of these flags
is set to 1, perform error processing.
[3] Read the receive FIFO.
[4] Check the DR flag in FLSR. When the DR flag
is cleared and all of the data has been read, data
reception is complete.
Rev. 1.00 Mar. 12, 2008 Page 535 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472