Download Print this page

Ss Control Register H (Sscrh) - Renesas H8S Family Hardware Manual

Advertisement

Section 17 Synchronous Serial Communication Unit (SSU)
17.3.1

SS Control Register H (SSCRH)

SSCRH specifies master/slave device selection, bidirectional mode enable, SSO pin output value
selection, SSCK pin selection, and SCS pin selection.
Bit
Bit Name
7
MSS
6
BIDE
5
Rev. 1.00 Mar. 12, 2008 Page 554 of 1178
REJ09B0403-0100
Initial
Value
R/W
0
R/W
0
R/W
0
R/W
Description
Master/Slave Device Select
Selects that this module is used in master mode or
slave mode. When master mode is selected, transfer
clocks are output from the SSCK pin. When the CE bit
in SSSR is set, this bit is automatically cleared.
0: Slave mode is selected.
1: Master mode is selected.
Bidirectional Mode Enable
Selects that both serial data input pin and output pin are
used or one of them is used. However, transmission
and reception are not performed simultaneously when
bidirectional mode is selected. For details, section
17.4.3, Relationship between Data Input/Output Pins
and Shift Register.
0: Standard mode (two pins are used for data input and
output)
1: Bidirectional mode (one pin is used for data input and
output)
Reserved
This bit is always read as 0. The initial value should not
be changed.

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472