Multi-Buffer Frame Transmit/Receive Processing - Renesas H8S Family Hardware Manual

Section 21 Ethernet Controller Direct Memory Access Controller (E-DMAC)

Multi-Buffer Frame Transmit/Receive Processing

Multi-Buffer Frame Transmit Processing

If an error occurs during multi-buffer frame transmission, the processing shown in figure 21.6 is

carried out by the E-DMAC.

Where the transmit descriptor is shown as inactive (TACT bit = 0) in the figure, buffer data has

already been transmitted normally, and where the transmit descriptor is shown as active (TACT bit

= 1), buffer data has not been transmitted. If a frame transmit error occurs in the first descriptor

part where the transmit descriptor is active (TACT bit = 1), transmission is halted, and the TACT

bit cleared to 0, immediately. The next descriptor is then read, and the position within the transmit

frame is determined on the basis of bits TFP1 and TFP0 (continuing [B'00] or end [B'01]). In the

case of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descriptor is read

immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared to 0, but

write-back is also performed to the TFE and TFS bits at the same time. Data in the buffer is not

transmitted between the occurrence of an error and write-back to the final descriptor. If error

interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EESIPR), an

interrupt is generated immediately after the final descriptor write-back.

Inactivates TACT (change 1 to 0)

Descriptor read

Inactivates TACT and writes TFE, TFS

Figure 21.6 E-DMAC Operation after Transmit Error

Rev. 1.00 Mar. 12, 2008 Page 830 of 1178

REJ09B0403-0100

Inactivates TACT

Transmit error

Untransmitted

Descriptor is

only processed.

Transmitted data

Untransmitted data