Advertisement
This LSI has six-channels of I
provides a subset of the Philips I
configuration that controls the I
18.1
Features
• Selection of addressing format or non-addressing format
I
2
C bus format: addressing format with acknowledge bit, for master/slave operation
Clocked synchronous serial format: non-addressing format without acknowledge bit, for
master operation only
• Conforms to Philips I
• Two ways of setting slave address (I
• Start and stop conditions generated automatically in master mode (I
• Selection of acknowledge output levels when receiving (I
• Automatic loading of acknowledge bit when transmitting (I
• Wait function in master mode (I
A wait can be inserted by driving the SCL pin low after data transfer, excluding
acknowledgement.
The wait can be cleared by clearing the interrupt flag.
• Wait function (I
2
C bus format)
A wait request can be generated by driving the SCL pin low after data transfer.
The wait request is cleared when the next transfer becomes possible.
• Interrupt sources
Data transfer end (including when a transition to transmit mode with I
when ICDR data is transferred, or during a wait state)
Address match: when any slave address matches or the general call address is received in
slave receive mode with I
arbitration)
Arbitration loss
Start condition detection (in master mode)
Stop condition detection (in slave mode)
• Selection of 32 internal clocks (in master mode)
• Direct bus drive
Section 18 I
2
C bus interface (IIC). The I
2
C bus (inter-IC bus) interface functions. However, the register
2
C bus differs partly from the Philips configuration.
2
C bus interface (I
2
C bus format)
2
C bus format)
2
C bus format (including address reception after loss of master
2
C Bus Interface (IIC)
2
C bus interface conforms to and
2
C bus format)
2
C bus format)
2
Rev. 1.00 Mar. 12, 2008 Page 585 of 1178
2
Section 18 I
C Bus Interface (IIC)
2
C bus format)
C bus format)
2
C bus format occurs,
REJ09B0403-0100
Advertisement
