Download Print this page

Receive Frame Length Register (Rflr) - Renesas H8S Family Hardware Manual

Advertisement

20.3.7

Receive Frame Length Register (RFLR)

RFLR is a 32-bit readable/writable register and it specifies the maximum frame length (in bytes)
that can be received by this LSI. The settings in this register must not be changed while the
receiving function is enabled.
Bit
Bit Name
31 to 12 
11 to 0 RFL11 to
RFL0
Initial
Value
R/W
All 0
R
All 0
R/W
Section 20 Ethernet Controller (EtherC)
Description
Reserved
These bits are always read as 0. The initial value
should not be changed.
Receive Frame Length 11 to 0
The frame length described here refers to all fields
from the destination address up to and including the
CRC data. Frame contents from the destination
address up to and including the data are actually
transferred to memory. CRC data is not included in
the transfer.
When data that exceeds the specified value is
received, the part of the data that exceeds the
specified value is discarded.
H'000 to H'5EE: 1,518 bytes
H'5EF: 1,519 bytes
H'5F0: 1,520 bytes
:
:
H'7FF: 2,047 bytes
H'800 to H'FFF: 2,048 bytes
Rev. 1.00 Mar. 12, 2008 Page 769 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472