Download Print this page

Renesas H8S Family Hardware Manual page 249

Advertisement

(2)
Port 3 Data Register (P3DR)
P3DR stores output data for the port 3 pins.
Bit
Bit Name
7
P37DR
6
P36DR
5
P35DR
4
P34DR
3
P33DR
2
P32DR
1
P31DR
0
P30DR
(3)
Port 3 Pull-Up MOS Control Register (P3PCR)
P3PCR controls the port 3 built-in input pull-up MOSs.
Bit
Bit Name
7
P37PCR
6
P36PCR
5
P35PCR
4
P34PCR
3
P33PCR
2
P32PCR
1
P31PCR
0
P30PCR
Initial Value
R/W Description
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Initial Value
R/W Description
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Normal extended mode (ADMXE = 0)
Since the port 3 pins function as bidirectional data
bus pins, the value of this register has no effect on
operation.
If this register is read, the P3DR values are read for
the bits with the corresponding P3DDR bits set to 1.
For the bits with the corresponding P3DDR bits
cleared to 0, 1 is read.
Other modes
P3DR stores output data for the port 3 pins that are
used as the general output port.
If this register is read, the P3DR values are read for
the bits with the corresponding P3DDR bits set to 1.
For the bits with the corresponding P3DDR bits
cleared to 0, the pin states are read.
Normal extended mode (ADMXE = 0)
This register has no effect on operation.
Other modes
When the pins are in the input state, the
corresponding input pull-up MOS is turned on when
a P3PCR bit is set to 1.
Rev. 1.00 Mar. 12, 2008 Page 201 of 1178
Section 8 I/O Ports
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472