Download Print this page

Renesas H8S Family Hardware Manual page 651

Advertisement

2
Section 18 I
C Bus Interface (IIC)
When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously
without CPU intervention.
2
When, with the I
C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags
must be checked in order to identify the source that set IRIC to 1. Although each source has a
corresponding flag, caution is needed at the end of a transfer.
When the ICDRE or ICDRF flag is set, the IRTR flag may or may not be set. The IRTR flag (the
DTC start request flag) is not set at the end of a data transfer up to detection of a retransmission
2
start condition or stop condition after a slave address (SVA) or general call address match in I
C
bus format slave mode.
Even when the IRIC flag and IRTR flag are set, the ICDRE or ICDRF flag may not be set. The
IRIC and IRTR flags are not cleared at the end of the specified number of transfers in continuous
transfer using the DTC. The ICDRE or ICDRF flag is cleared, however, since the specified
number of ICDR reads or writes have been completed.
Tables 18.4 and 18.5 show the relationship between the flags and the transfer states.
Rev. 1.00 Mar. 12, 2008 Page 603 of 1178
REJ09B0403-0100

Advertisement

loading

This manual is also suitable for:

R4f2472R4f2462H8s/2462H8s/2400 seriesH8s/2472