Table of Contents
Advertisement
Password and Device Security Module (PASS)
.
Offset 0x010C LOCK3_PG0
0x011C LOCK3_PG1
0x012C LOCK3_PG2
0x013C LOCK3_PG3
0
1
R
PGL DBL
MO
W
(2)
2
Reset x
x
x
16
17
18
R
W
2
2
Reset
x
x
x
1. Not all devices include this field. See the device reference manual's chip configuration chapter for details.
2. Reset value depends on life cycle. If life cycle is Customer delivery or earlier, the value will be 0, otherwise 1.
3. If no DCF records have been written to change the lock state, the bit will reset to '1'.
LOCK3_PGn register functions are as shown in
Field
Password Group Lock
This bit may be set in software to lock the password group, when the device is older than Customer
Delivery. Before that the value of the bit is always 0. This bit is only updatable from SW path. It cannot
be updated from DCF loading from Flash.
0
This bit can be cleared by writing a valid password to the Password Challenge Input Registers.
PGL
0 Password group registers are unlocked. All four registers in the Password group may be read and
written without restriction.
1 Password group registers are locked. Writes to the password group registers have no effect. Read
accesses work normally. (If life cycle is Customer Delivery or earlier, this bit has no effect and the
registers are always unlocked.)
Debug Interface LockThe default value of this bit would be '1' if not upfated from flash.
1
0 Debug interface is unlocked. Accessed to all JTAG clients is allowed
DBL
1 Debug interface is locked. Only access to JTAG password challenge register is possible. Access to
all other JTAG clients is blocked
Master Only
2
0 All masters can modify the passgroup settings if PGL is cleared
MO
1 Only the Master which unlocked the passgroup can change the passgroup settings
3
Reserved
Master Access
4-7
Only the Master with this matching master ID can change the passgroup settings. This field is loaded
MSTR
with the ID of the master which unlocked the passgroup once the correct password is provided.
8–10
Reserved
2004/2058
2
3
4
5
0
MSTR
2
0
1
1
19
20
21
2
2
2
2
x
x
x
Figure 1205. LOCK3_PGn Register
Table 1135. LOCK3_PGn register field descriptions
DocID027809 Rev 4
6
7
8
9
0
0
1
1
0
0
22
23
24
25
U_256LCK
2
2
2
2
x
x
x
x
Table
1135.
Description
Access: Software
Read/Write & DCF Record
10
11
12
13
0
RL4
1
1
RL3
RL2
(1)
2
2
2
0
x
x
x
26
27
28
29
2
2
2
2
x
x
x
x
RM0400
Write
14
15
1
1
RL1
RL0
2
2
x
x
30
31
2
(3)
x
x
Advertisement
Chapters
Table of Contents
Need help?
Do you have a question about the SPC572L series and is the answer not in the manual?
Questions and answers