Table of Contents
Advertisement
Up/Down
Counter
LDOK = 1
Modulus = 3
PWM Value = 1
PWMF = 1
PWM
Figure 26-22. Half-Cycle center-aligned PWM value loading
Up/Down
Counter
LDOK = 1
Modulus = 2
PWM Value = 1
PWMF = 1
Figure 26-23. Half-Cycle center-aligned modulus loading
Up only
Counter
LDOK = 1
Modulus = 3
PWM Value = 1
PWMF = 1
PWM
NXP Semiconductors
Half = 1, LDFQ[3:0] = 0000 = Reload Every Half Cycle
1
0
3
3
2
2
1
1
Half = 1, LDFQ[3:0] = 0000 = Reload Every Half Cycle
0
0
2
2
1
1
1
1
PWM
0
3
2
1
Figure 26-24. Edge-Aligned PWM value loading
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
Chapter 26 Pulse Width Modulator (PWM)
0
1
1
3
3
3
2
1
3
1
1
1
1
0
4
4
1
1
1
1
1
0
3
3
2
1
1
1
0
1
3
3
3
1
1
1
1
0
1
1
2
4
1
1
1
1
1
1
0
3
1
1
499
Advertisement
Table of Contents
