Indexed To Direct, Post Increment; Direct To Indexed, Post-Increment; Operation Modes; Stop Mode - NXP Semiconductors MC9S08SU16 Reference Manual

Table of Contents

Advertisement

Chapter 10 Central processor unit

10.3.7.3 Indexed to Direct, Post Increment

Used only by the MOV instruction, this addressing mode accesses a source operand
addressed by the H:X register, and a destination location within the direct page addressed
by the byte following the opcode. H:X is incremented after the source operand is
accessed.

10.3.7.4 Direct to Indexed, Post-Increment

Used only with the MOV instruction, this addressing mode accesses a source operand
addressed by the byte following the opcode, and a destination location addressed by the
H:X register. H:X is incremented after the destination operand is written.

10.4 Operation modes

The CPU can be placed into the following operation modes: stop, wait, background and
security.

10.4.1 Stop mode

Usually, all system clocks, including the crystal oscillator (when used), are halted during
stop mode to minimize power consumption. In such systems, external circuitry is needed
to control the time spent in stop mode and to issue a signal to wake up the target MCU
when it is time to resume processing. Unlike the earlier M68HC05 and M68HC08
MCUs, the HCS08 V6 can be configured to keep a minimum set of clocks running in
stop mode. This optionally allows an internal periodic signal to wake the target MCU
from stop mode.
When a host debug system is connected to the background debug pin (BKGD) and the
ENBDM control bit has been set by a serial command through the background interface
(or because the MCU was reset into active background mode), the oscillator is forced to
remain active when the MCU enters stop mode. In this case, if a serial BACKGROUND
command is issued to the MCU through the background debug interface while the CPU is
in stop mode, CPU clocks will resume and the CPU will enter active background mode
where other serial background commands can be processed. This ensures that a host
development system can still gain access to a target MCU even if it is in stop mode.
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors
137

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mc9s08su16vfkMc9s08su8vfk

Table of Contents