NXP Semiconductors MC9S08SU16 Reference Manual page 22

Table of Contents

Advertisement

Section number
20.6
Reset overview..............................................................................................................................................................356
20.6.1
Description of reset operation........................................................................................................................ 356
20.7
Interrupts....................................................................................................................................................................... 357
20.7.1
Description of interrupt operation..................................................................................................................357
20.7.2
Application examples.....................................................................................................................................358
20.8
Initialization/Application information.......................................................................................................................... 359
21.1
Chip specific inter-integrated circuit............................................................................................................................ 361
21.2
Introduction...................................................................................................................................................................361
21.2.1
Features.......................................................................................................................................................... 362
21.2.2
Modes of operation........................................................................................................................................ 362
21.2.3
Block diagram................................................................................................................................................ 363
21.3
I2C signal descriptions..................................................................................................................................................364
21.4
Memory map/register definition................................................................................................................................... 364
21.4.1
I2C Address Register 1 (I2C_A1)..................................................................................................................365
21.4.2
I2C Frequency Divider register (I2C_F)........................................................................................................365
21.4.3
I2C Control Register 1 (I2C_C1)...................................................................................................................366
21.4.4
I2C Status register (I2C_S)............................................................................................................................ 368
21.4.5
I2C Data I/O register (I2C_D)....................................................................................................................... 369
21.4.6
I2C Control Register 2 (I2C_C2)...................................................................................................................370
21.4.7
I2C Stop Control and Status Register (I2C_SCS)......................................................................................... 371
21.4.8
I2C Range Address register (I2C_RA).......................................................................................................... 372
21.4.9
I2C SMBus Control and Status register (I2C_SMB).....................................................................................373
21.4.10 I2C Address Register 2 (I2C_A2)..................................................................................................................374
21.4.11 I2C SCL Low Timeout Register High (I2C_SLTH)..................................................................................... 375
21.4.12 I2C SCL Low Timeout Register Low (I2C_SLTL).......................................................................................375
21.4.13 I2C Status register 2 (I2C_S2)....................................................................................................................... 376
21.5
Functional description...................................................................................................................................................376
22
Title
Chapter 21
Inter-Integrated Circuit (I2C)
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
Page
NXP Semiconductors

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mc9s08su16vfkMc9s08su8vfk

Table of Contents