Freescale Semiconductor MPC8313E Family Reference Manual page 712

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

Security Engine (SEC) 2.2
Bits
Names
32–37
38
MI
39
MO
40
PR
41
SR
42
PG
43
SG
44
PRD
45
SRD
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
14-58
Table 14-32. CCPSR Field Descriptions (continued)
Reserved, set to zero
Multi_EU_IN. The Multi_EU_IN bit reflects the type of snooping the channel will perform, as
programmed by the "Snoop Type" bit in the descriptor header.
0 Data input snooping by secondary EU disabled.
1 Data input snooping by secondary EU enabled.
Multi_EU_OUT. The Multi_EU_OUT bit reflects the type of snooping the channel will perform, as
programmed by the "Snoop Type" bit in the descriptor header.
0 Data output snooping by secondary EU disabled.
1 Data output snooping by secondary EU enabled.
PRI_REQ. Request primary EU assignment.
0 Primary EU Assignment Request is inactive.
1 The channel is requesting assignment of primary EU to the channel. The channel will assert the
EU request signal indicated by the op0 field in the Descriptor Header register as long as this bit
remains set.
The PRI_REQ bit is set when descriptor processing is initiated by the channel and the Op_0 field in
the descriptor header contains a valid EU identifier. This bit is cleared when the request is granted,
which will be reflected in the status register by the setting the PRI_GRANT bit.
SEC_REQ. Request secondary EU assignment.
0 Secondary EU Assignment Request is inactive.
1 The channel is requesting assignment of secondary EU to the channel. The channel will assert
the EU request signal indicated by the Op_1 field in the descriptor header register as long as this
bit remains set.
The SEC_REQ bit is set when descriptor processing is initiated by the channel and the Op_1 field
in the descriptor header contains a valid EU identifier. This bit is cleared when the request is granted,
which will be reflected in the status register by the setting the SEC_GRANT bit.
Primary EU granted. The PRI_GRANT bit reflects the state of the EU grant signal for the requested
primary EU from the controller.
0 The primary EU grant signal is inactive.
1 The EU grant signal is active indicating the controller has assigned the requested primary EU to
the channel.
Secondary EU granted. The SEC_GRANT bit reflects the state of the EU grant signal for the
requested secondary EU from the controller.
0 The secondary EU grant signal is inactive.
1 The EU grant signal is active indicating the controller has assigned the requested secondary EU
to the channel.
Primary EU reset done. The PRI_RST_DONE bit reflects the state of the reset done signal from the
assigned primary EU.
0 The assigned primary EU reset done signal is inactive.
1 The assigned primary EU reset done signal is active indicating its reset sequence has completed
and it is ready to accept data.
Secondary EU reset done. The SEC_RST_DONE bit reflects the state of the reset done signal from
the assigned secondary EU.
0 The assigned secondary EU reset done signal is inactive.
1 The assigned secondary EU reset done signal is active indicating its reset sequence has
completed and it is ready to accept data.
Description
Freescale Semiconductor

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents