Freescale Semiconductor MPC8313E Family Reference Manual page 910

Powerquicc ii pro integrated processor

Hide thumbs Also See for MPC8313E:

Table of Contents

Enhanced Three-Speed Ethernet Controllers

IEEE 1588 [1588] specifies a mechanism for synchronizing multiple nodes to a master clock. Support for

1588 can be done entirely in software running on a host CPU, but applications that require sub 10uSec

accuracy will need hardware support for accurate timestamping of incoming packets.

The eTSEC includes a new timer clock module to support the IEEE Std. 1588 timer standard. The

following sections describe the features, programming model, and implementation information.

IEEE 1588 timestamping is not supported in conjunction with the SGMII

10/100 interface mode.

64-bit free running timer running from an external oscillator or internal clock

Programmable timer oscillator clock selection

Self-correcting precision timer with nano-second resolution

Time stamp all incoming packets inline

— Maskable interrupts on received PTP packet's filer rule match

Time stamp transmit packets when instructed in the TxFCB

— Maskable interrupts on transmit timestamp capture

Two Tx time stamp registers per eTSEC with 16-bit tag for each of them to support burst mode.

Time stamp capture on two general-purpose external triggers

— Maskable interrupts on GPIO timestamp trigger

— Programmable polarity of external trigger (GPIO) edge

Two 64-bit alarm (future time) registers for future time comparison

— Maskable interrupts on alarm

Three programmable timer output pulse period phase aligned with 1588 timer clock

— Maskable interrupts associated with each pulse

Separate maskable timer interrupt event register

Recognition of incoming PTP packet through filer rule match

Phase aligned adjustable (divide by N) clock output

Supports all Ethernet modes supported by the eTSEC, including full- and half-duplex modes

Supports both master and slave modes

Supports timestamp of nano-second resolution

MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3

Freescale Semiconductor

Chapters

Table of Contents