Using The Boot Sequencer For Reset Configuration; Eeprom Data Format - Freescale Semiconductor MPC8313E Family Reference Manual

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

2
I
C Interfaces
Boot sequencer mode also supports an extension of the standard I
to allow for EEPROM devices that have more than 256 bytes. This extended addressing mode is selectable
using a different encoding in the BOOTSEQ field of the high-order reset configuration word (see
Section 4.3.2.2.3, "Boot Sequencer
and the maximum number of registers is limited by the size of the EEPROM.
2
If the standard I
C interface is used, the I
Then it issues a repeated start and addresses the next EEPROM address. This sequence continues until the
CONT bit is cleared. If the last register is not detected before wrapping back to the first address, an error
condition is detected. In other words, if the CONT bit for not cleared on the final 7 bytes, an error condition
is detected, causing the I
long as the continue (CONT) bit is set in the EEPROM. The CONT bit resides in the address/attributes
field that is transferred from the EEPROM, as described in
There should be no other I
17.4.5.1

Using the Boot Sequencer for Reset Configuration

The reset configuration word can be loaded by using the I
Sequencer Configuration."
Note that this usage does not prevent using the I
functional mode, after reset state has completed. However, an I
type must be used and the first two EEPROM data structures must contain dedicated reset information.
17.4.5.2
EEPROM Calling Address
The EEPROM calling address is 0b101_0000. The first EEPROM to be addressed must be programmed
to respond to this address, or an error is generated. Any additional EEPROMs are addressed in sequential
order.
17.4.5.3

EEPROM Data Format

2
The I
C module expects a particular format for data to be programmed in the EEPROM.
shows an example of the EEPROM contents, including the preamble, data format, and CRC.
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
17-16
Configuration.") In this mode, only one EEPROM device can be used
2
C module addresses the first EEPROM, and reads 256 bytes.
2
C controller to hang. The I
2
C traffic when the boot sequencer is active.
2
C interface that uses more address bits
2
C module continues to read from the EEPROM as
Section 17.4.5.2, "EEPROM Calling Address."
2
C boot sequencer. See
2
C boot sequencer to initiate the device in the normal
2
C serial EEPROM of extended addressing
Section 4.3.2.2.3, "Boot
Figure 17-9
Freescale Semiconductor

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents