Freescale Semiconductor MPC8313E Family Reference Manual page 556

Enhanced Local Bus Controller
LCLK
LAD
Address
LALE
A
TA
LA
LCS n
(RAS)
LBS n
(CAS)
LGPL1
(R/W)
LBCTL
cst1
cst2
cst3
cst4
bst1
bst2
bst3
bst4
g0l0
g0l1
g0h0
g0h1
g1t1
g1t3
g2t1
g2t3
g3t1
g3t3
g4t1
g4t3
g5t1
g5t3
redo[0]
redo[1]
loop
exen
amx0
amx1
na
uta
todt
last
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
10-102
Write Data Address
Row
Row lsbs
0
0
0 LALE pause
0 (due to
1 change in
1
1
1
0
0
0
0
1
0
0
0
0
0
WSS WSS + 1
Figure 10-76. Single-Beat Write Access to FPM DRAM
Write Data
Column Column
Column lsbs
0
0
0
0
1
AMX) 1
0
0
0
0
0
0
0
0
0
0
0
0
WSS + 1 WSS + 2
0 Bit 0
0 Bit 1
0 Bit 2
1 Bit 3
0 Bit 4
0 Bit 5
0 Bit 6
1 Bit 7
Bit 8
Bit 9
Bit 10
Bit 11
0 Bit 12
0 Bit 13
Bit 14
Bit 15
Bit 16
Bit 17
Bit 18
Bit 19
Bit 20
Bit 21
Bit 22
Bit 23
0 Bit 24
0 Bit 25
0 Bit 26
0 Bit 27
0 Bit 28
1 Bit 29
1 Bit 30
1 Bit 31
Freescale Semiconductor