Freescale Semiconductor MPC8313E Family Reference Manual page 435

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

Row
msb
x
Col
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
15 x
MRAS
11 x
MBA
2
MCAS
15 x
MRAS
10 x
MBA
2
MCAS
14 x
MRAS
11 x
MBA
2
MCAS
14 x
MRAS
10 x
MBA
2
MCAS
13 x
MRAS
11 x
MBA
2
MCAS
13 x
MRAS
10 x
MBA
2
MCAS
13 x
MRAS
9 x 2
MBA
MCAS
12 x
MRAS
10 x
MBA
2
MCAS
12 x
MRAS
9 x 2
MBA
MCAS
12 x
MRAS
8 x 2
MBA
MCAS
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
Freescale Semiconductor
Table 9-28. DDR1 Address Multiplexing for 16-Bit Data Bus
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
13 12 11 10 9
8
7
13 12 11 10 9
8
12 11 10 9
8
7
12 11 10 9
8
12 11 10 9
11 10 9
8
11 10 9
11 10 9
Address from Core Master
1 0
6
5
4
3
2
1
0
1
7
6
5
4
3
2
1
0
6
5
4
3
2
1
0
1
7
6
5
4
3
2
1
0
8
7
6
5
4
3
2
1
7
6
5
4
3
2
1
0
8
7
6
5
4
3
2
1
8
7
6
5
4
3
2
DDR Memory Controller
11 9 8 7 6 5 4 3 2 1 0
1 0
9 8 7 6 5 4 3 2 1 0
0
11 9
8
7
6
5
4
1
0
9
8
7
6
5
4
0
11 9
8
7
6
5
4
1
0
9
8
7
6
5
4
0
1
0
8
7
6
5
4
1
0
9
8
7
6
5
4
0
1
0
8
7
6
5
4
1
0
1
0
7
6
5
4
lsb
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
9-37

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents