Transmit Fragment Counter (Tfrg); Carry Register 1 (Car) - Freescale Semiconductor MPC8313E Family Reference Manual

Powerquicc ii pro integrated processor

Hide thumbs Also See for MPC8313E:

Table of Contents

15.5.3.6.43 Transmit Fragment Counter (TFRG)

Figure 15-95

describes the definition for the TFRG register.

Offset eTSEC1:0x2_472C; eTSEC2:0x2_572C

describes the fields of the TFRG register.

20–31 TFRG Transmit fragment counter. Increments for every frame less then 64 bytes, with an incorrect FCS value.

15.5.3.6.44 Carry Register 1 (CAR1)

Carry register bits are cleared on carry register writes when the respective bits are set.

describes the definition for the CAR1 register.

Offset eTSEC1:0x2_4730; eTSEC2:0x2_5730

Table 15-100

describes the fields of the CAR1 register.

MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3

Freescale Semiconductor

Figure 15-95. Transmit Fragment Counter Register Definition

Table 15-99. TFRG Field Descriptions

Figure 15-96. Carry Register 1 (CAR1) Register Definition

Table 15-100. CAR1 Field Descriptions

Carry register 1 TR64 counter carry bit

Carry register 1 TR127 counter carry bit

Carry register 1 TR255 counter carry bit

Carry register 1 TR511 counter carry bit

Enhanced Three-Speed Ethernet Controllers

Access: Read/Write

Figure 15-96

Table of Contents