Freescale Semiconductor MPC8313E Family Reference Manual page 680

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

Security Engine (SEC) 2.2
0
Field
Reset
R/W
Addr
Table 14-16
describes DEUICR fields.
Bits
Name
0–49
Reserved
50
KPE
Key parity error. The defined parity bits in the keys written to the key registers did not reflect odd parity
correctly. (Note that key register 2 and key register 3 are only checked for parity if the appropriate DEU mode
register bit indicates triple DES.
0 Key parity error enabled
1 Key parity error disabled
51
IE
Internal error. An internal processing error was detected while performing encryption.
0 Internal error enabled
1 Internal error disabled
52
ERE
Early read error. The DEU IV register was read while the DEU was performing encryption.
0 Early read error enabled
1 Early read error disabled
53
CE
Context error. A DEU key register, the key size register, the data size register, the mode register, or IV register
was modified while DEU was performing encryption.
0 Context error enabled
1 Context error disabled
54
KSE
Key size error. An inappropriate value (8 being appropriate for single DES, and 16 and 24 being appropriate
for Triple DES) was written to the DEU key size register
0 Key size error enabled
1 Key size error disabled
55
DSE
Data size error (DSE): A value that is not a multiple of 64 bits was written to the DEU data size register.
0 Data size error enabled
1 Data size error disabled
56
ME
Mode error. An illegal value was detected in the mode register.
0 Mode error enabled
1 Mode error disabled
57
AE
Address error. An illegal read or write address was detected within the DEU address space.
0 Address error enabled
1 Address error disabled
58
OFE
Output FIFO error. The shared symmetric output FIFO was detected non-empty upon write of DEU data size
register
0 Output FIFO non-empty error enabled
1 Output FIFO non-empty error disabled
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
14-26
49
50
51
52
KPE
IE
ERE CE KSE DSE ME
Figure 14-13. DEU Interrupt Control Register (DEUICR)
Table 14-16. DEUICR Field Descriptions
53
54
55
56
57
AE OFE IFE IFU IFO OFU OFO
3000
R/W
DEU 0x3_2038
Description
58
59
60
61
62
Freescale Semiconductor
63

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents