Freescale Semiconductor MPC8313E Family Reference Manual page 87

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

PCI interface
— Designed to comply with PCI Local Bus Specification, Revision 2.3
— 32-bit PCI interface operating at up to 66 MHz
— PCI 3.3-V compatible
— Support for host and agent modes
— Memory prefetching of PCI read accesses and support for delayed read transactions
— On-chip arbitration, supporting three external PCI masters
— Selectable hardware-enforced coherency
— Support for PCI Power Management 1.2
— Support for PME generation (agent) and wake-on-PME
Universal serial bus (USB) dual-role controller
— Designed to comply with Universal Serial Bus Revision 2.0 Specification
— Supports operation as a stand-alone USB host controller
– Supports USB root hub with one downstream-facing port
– Enhanced host controller interface (EHCI) compatible
— Supports operation as a stand-alone USB device
– Supports one upstream-facing port
– Supports three programmable bidirectional USB endpoints
— Supports high-speed (480-Mbps), full-speed (12-Mbps), and low-speed (1.5-Mbps) operations.
Low speed is only supported in host mode.
— Supports USB on-the-go mode when using an external ULPI (UTMI+ low-pin interface) PHY,
which includes both device and host functionality
— On-chip USB-2.0 full-/high-speed PHY with ULPI (UTMI+ low-pin interface)
— Supports Wake-on-USB, a method for bringing the device from standby mode to full operating
mode
— Host and device support
Enhanced local bus controller (eLBC)
— Multiplexed and non-multiplexed 26-bit address and 8-/16-bit data operating at up to 66 MHz
— Four chip selects supporting four external slaves
— Variable memory block sizes (32 Kbytes to 4 Gbytes in FCM mode, 32 Kbytes to 64 Mbytes
in UPM mode, and 32 Kbytes to 64 Mbytes in GPCM mode)
— Supports boot from parallel NOR Flash and parallel NAND Flash
— Supports programmable clock ratio dividers
— Up to eight-beat burst transfers
— 16- and 8-bit ports
— Three protocol engines available on a per chip select basis:
– General-purpose chip select machine (GPCM)
– Three user programmable machines (UPMs)
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
Freescale Semiconductor
Overview
1-5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents