Freescale Semiconductor MPC8313E Family Reference Manual page 131

Offset
0x2_4684 TR127—Transmit and receive 65- to 127-byte frame
counter register
0x2_4688 TR255—Transmit and receive 128- to 255-byte frame
counter register
0x2_468C TR511—Transmit and receive 256- to 511-byte frame
counter register
0x2_4690 TR1K—Transmit and receive 512- to 1023-byte frame
counter register
0x2_4694 TRMAX—Transmit and receive 1024- to 1518-byte frame
counter register
0x2_4698 TRMGV—Transmit and receive 1519- to 1522-byte good
VLAN frame count register
0x2_469C RBYT—Receive byte counter register
0x2_46A0 RPKT—Receive packet counter register
0x2_46A4 RFCS—Receive FCS error counter register
0x2_46A8 RMCA—Receive multicast packet counter register
0x2_46AC RBCA—Receive broadcast packet counter register
0x2_46B0 RXCF—Receive control frame packet counter register
0x2_46B4 RXPF—Receive PAUSE frame packet counter register
0x2_46B8 RXUO—Receive unknown OP code counter register
0x2_46BC RALN—Receive alignment error counter register
0x2_46C0 RFLR—Receive frame length error counter register
0x2_46C4 RCDE—Receive code error counter register
0x2_46C8 RCSE—Receive carrier sense error counter register
0x2_46CC RUND—Receive undersize packet counter register
0x2_46D0 ROVR—Receive oversize packet counter register
0x2_46D4 RFRG—Receive fragments counter register
0x2_46D8 RJBR—Receive jabber counter register
0x2_46DC RDRP—Receive drop register
0x2_46E0 TBYT—Transmit byte counter register
0x2_46E4 TPKT—Transmit packet counter register
0x2_46E8 TMCA—Transmit multicast packet counter register
0x2_46EC TBCA—Transmit broadcast packet counter register
0x2_46F0 TXPF—Transmit PAUSE control frame counter register
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
Freescale Semiconductor
Table 2-2. Memory Map (continued)
Register
eTSEC1 Receive Counters
eTSEC1 Transmit Counters
Access Reset
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
Memory Map
Section/Page
15.5.3.6.2/15-81
15.5.3.6.3/15-81
15.5.3.6.4/15-82
15.5.3.6.5/15-82
15.5.3.6.6/15-83
15.5.3.6.7/15-83
15.5.3.6.8/15-84
15.5.3.6.9/15-84
15.5.3.6.10/15-84
15.5.3.6.11/15-85
15.5.3.6.12/15-85
15.5.3.6.13/15-86
15.5.3.6.14/15-86
15.5.3.6.15/15-87
15.5.3.6.16/15-87
15.5.3.6.17/15-88
15.5.3.6.18/15-88
15.5.3.6.19/15-89
15.5.3.6.20/15-89
15.5.3.6.21/15-90
15.5.3.6.22/15-90
15.5.3.6.23/15-91
15.5.3.6.24/15-91
15.5.3.6.25/15-92
15.5.3.6.26/15-92
15.5.3.6.27/15-93
15.5.3.6.28/15-93
15.5.3.6.29/15-94
2-25