Freescale Semiconductor MPC8313E Family Reference Manual page 154

Signal Descriptions
Table 3-1. MPC8313E Signal Reference by Functional Block (continued)
Name
USB_CR_CLK_OUT USB crystal clock
output
USB_CLK_IN USB clock input
PCI_CLOCK/ PCI clock/PCI clock
PCI_SYNC_IN sync input
PCI_SYNC_OUT PCI clock sync
output
RTC/PIT_CLOCK Timer clock/ Real
time clock
MSRCID[0:4] Memory debug
source ID 0–4
MSRCID0 Memory debug
source ID 0
MSRCID1 Memory debug
source ID 1
MSRCID2 Memory debug
source ID 2
MSRCID3 Memory debug
source ID 3
MSRCID4 Memory debug
source ID 4
MDVAL Memory debug data
valid
MDVAL Memory debug data
valid
LSRCID0 Memory debug
source ID 0
LSRCID1 Memory debug
source ID 1
LSRCID2 Memory debug
source ID 2
LSRCID3 Memory debug
source ID 3
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
3-16
Functional
Description
Block
Clocks
Clocks
Clocks
Clocks
PIT/RTC
Debug
Debug
Debug
Debug
Debug
Debug
Debug
Debug
Debug
Debug
Debug
Debug
No. of Table/
I/O
Signals Page
1 O 4-2/4-3
1 I 4-2/4-3
1 I 4-2/4-3
1 O 4-2/4-3
1 I 4-2/4-3
5 I/O 9-1/9-3
1 I/O 9-1/9-3
1 I/O 9-1/9-3
1 I/O 9-1/9-3
1 I/O 9-1/9-3
1 I/O 10-2/10-5
1 I/O 9-1/9-3
1 I/O 9-1/9-3
1 I/O 10-2/10-5
1 I/O 10-2/10-5
1 I/O 10-2/10-5
1 I/O 10-2/10-5
Alternate Table/
Function(s) Page
—
—
—
—
—
LA[0:4]/GPIO[0:4] 10-2/10-5,
21-1/21-2
UART_SOUT1 18-2/18-3
UART_SIN1 18-2/18-3
UART_CTS1/GPIO[8] 18-2/18-3,
21-1/21-2
UART_RTS1/GPIO[9] 18-2/18-3,
21-1/21-2
UART_SOUT2 18-2/18-3
LA[5]/GPIO[5] 10-2/10-5,
21-1/21-2
UART_SIN2 18-2/18-3
GTM1_TIN1/ 5-27/5-21,
GTM2_TIN2/USBDR 16-1/16-3
_DRIVE_VBUS
GTM1_TGATE1/ 5-27/5-21,
GTM2_TGATE2/ 16-1/16-3
USBDR_DRIVE_
VBUS
GTM1_TOUT1/ 5-27/5-21,
USBDR_PCTL0 16-1/16-3
USBDR_PCTL1 16-1/16-3
Freescale Semiconductor
—
—
—
—
—