Freescale Semiconductor MPC8313E Family Reference Manual page 125

Offset
0x2_31BC ENDPTCOMPLETE—Endpoint complete
0x2_31C0 ENDPTCTRL0—Endpoint control 0
0x2_31C4 ENDPTCTRL1—Endpoint control 1
0x2_31C8 ENDPTCTRL2—Endpoint control 2
0x2_31CA– Reserved
0x2_31D4
0x2_3400 SNOOP1—Snoop 1
0x2_3404 SNOOP2—Snoop 2
0x2_3408 AGE_CNT_THRESH—Age count threshold
0x2_340C PRI_CTRL—Priority control
0x2_3410 SI_CTRL—System interface control
0x2_3500 CONTROL—Control
0x2_3504– Reserved, should be cleared
0x2_3FFF
0x2_4000 TSEC_ID—Controller ID register
0x2_4004 TSEC_ID2—Controller ID register
0x2_4008– Reserved, should be cleared
0x2_400C
0x2_4010 IEVENT—Interrupt event register
0x2_4014 IMASK—Interrupt mask register
0x2_4018 EDIS—Error disabled register
0x2_401C Reserved, should be cleared
0x2_4020 ECNTRL—Ethernet control register
0x2_4024 Reserved
0x2_4028 PTV—Pause time value register
0x2_402C DMACTRL—DMA control register
0x2_4030 Reserved
0x2_4034– Reserved, should be cleared
0x2_40FC
0x2_4100 TCTRL—Transmit control register
0x2_4104 TSTAT—Transmit status register
0x2_4108 DFVLAN—Default VLAN control word
0x2_410C Reserved
0x2_4110 TXIC—Transmit interrupt coalescing configuration register
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
Freescale Semiconductor
Table 2-2. Memory Map (continued)
Register
eTSEC1 General Control and Status Registers
eTSEC1 Transmit Control and Status Registers
Access Reset
R/W 0x0000_0000
R/W 0x0080_0080
R/W 0x0000_0000
R/W 0x0000_0000
— —
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
— —
R 0x0124_0000
R 0x0030_00F0
— —
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x0000_0000
— —
R/W 0x0000_0000
— —
R/W 0x0000_0000
R/W 0x0000_0000
— —
— —
R/W 0x0000_0000
R/W 0x0000_0000
R/W 0x8100_0000
— —
R/W 0x0000_0000
Memory Map
Section/Page
16.3.2.21/16-38
16.3.2.22/16-39
16.3.2.23/16-40
16.3.2.23/16-40
—
16.3.2.24/16-41
16.3.2.24/16-41
16.3.2.25/16-42
16.3.2.26/16-43
16.3.2.27/16-44
16.3.2.28/16-45
—
15.5.3.1.1/15-22
15.5.3.1.2/15-23
—
15.5.3.1.3/15-24
15.5.3.1.4/15-28
15.5.3.1.5/15-30
—
15.5.3.1.6/15-31
—
15.5.3.1.7/15-33
15.5.3.1.8/15-34
—
—
15.5.3.2.1/15-36
15.5.3.2.2/15-38
15.5.3.2.3/15-42
—
15.5.3.2.4/15-43
2-19