Memory Map - Freescale Semiconductor MPC8313E Family Reference Manual

Powerquicc ii pro integrated processor
Hide thumbs Also See for MPC8313E:
Table of Contents

Advertisement

Memory Map

Address
0x2_5000–0x2_5FFF
0x2_6000–0x2_7FFF
0x2_8000–0x2_BFFF
0x2_C000–0x2_DFFF
0x2_E000–0x2_FFFF
0x3_0000–0x3_FFFF
0x4_0000–0x7_FFFF
0x8_0000–0xB_FFFF
0xC_0000–0xD_FFFF
0xE_0000–0xE_1FFF
0xE_2000–0xE_2FFF
0xE_3000–0xE_30FF
0xE_3100–0xE_31FF
0xE_3200–0xE_33FF
0xE_3400–0xE_37FF
0xE_3800–0xE_3FFF
0xE_4000–0xE_7FFF
0xE_8000–0xE_FFFF
0xF_0000–0xF_FFFF
Table 2-2
lists the memory-mapped registers.
Offset
0x0_0000
IMMRBAR—Internal memory map base address register
0x0_0004
Reserved, should be cleared
0x0_0008
ALTCBAR—Alternate configuration base address register
0x0_000C–
Reserved, should be cleared
0x0_001C
0x0_0020
LBLAWBAR0—LBC local access window 0 base address
register
0x0_0024
LBLAWAR0—LBC local access window 0 attribute register
0x0_0028
LBLAWBAR1—LBC local access window 1 base address
register
0x0_002C
LBLAWAR1—LBC local access window 1 attribute register
MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, Rev. 3
2-4
Table 2-1. IMMR Memory Map (continued)
Use
eTSEC 2
Reserved
Reserved
Reserved
Reserved
Security engine
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Table 2-2. Memory Map
Register
System Configuration Registers
Actual Size
3 Kbytes + 1K reserved
52 Kbytes
Access
R/W
R/W
R/W
R/W
R/W
R/W
Window
4 Kbytes
8 Kbytes
16 Kbytes
8 Kbytes
8 Kbytes
64 Kbytes
256 Kbytes
256 Kbytes
128 Kbytes
8 Kbytes
4 Kbytes
256 bytes
256 bytes
512 bytes
1 Kbyte
2 Kbytes
16 Kbytes
32 Kbytes
64 Kbytes
Reset
Section/Page
0xFF40_0000
5.2.4.1/5-6
0x0000_0000
5.2.4.2/5-7
1
0x0000_0000
5.2.4.3/5-8
2
0x0000_0000
5.2.4.4/5-9
0x0000_0000
5.2.4.3/5-8
0x0000_0000
5.2.4.4/5-9
Freescale Semiconductor

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpc8313

Table of Contents