Dmac Bus Cycle - Renesas H8/3067 Series User Manual

Section 7 DMA Controller
7.4.8

DMAC Bus Cycle

Figure 7.13 shows an example of the timing of the basic DMAC bus cycle. This example shows a
word-size transfer from a 16-bit two-state access area to an 8-bit three-state access area. When the
DMAC gets the bus from the CPU, after one dead cycle (T
writes to the destination address. During these read and write operations the bus is not released
even if there is another bus request. DMAC cycles comply with bus controller settings in the same
way as CPU cycles.
CPU cycle
T T
1 2
φ
Address
bus
RD
HWR
LWR
Rev. 4.00 Jan 26, 2006 page 250 of 938
REJ09B0276-0400
DMAC cycle (1 word transfer)
T T T T T
1 2 d 1
Source
address
Figure 7.13 DMA Transfer Bus Timing (Example)
), it reads from the source address and
d
T T T T
2 1 2 3 1
Destination address
CPU cycle
T T T T T
2 3 1 2 1
T
2