Table of Contents
Advertisement
Section 6 Bus Controller
6.4
Basic Bus Interface
6.4.1
Overview
The basic bus interface enables direct connection of ROM, SRAM, and so on.
The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL
(see table 6.3).
6.4.2
Data Size and Data Alignment
Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus
controller has a data alignment function, and when accessing external space, controls whether the
upper data bus (D
to D
15
for the area being accessed (8-bit access area or 16-bit access area) and the data size.
8-Bit Access Areas: Figure 6.7 illustrates data alignment control for 8-bit access space. With 8-bit
access space, the upper data bus (D
can be accessed at one time is one byte: a word access is performed as two byte accesses, and a
longword access, as four byte accesses.
Byte size
Word size
Longword size
Figure 6.7 Access Sizes and Data Alignment Control (8-Bit Access Area)
16-Bit Access Areas: Figure 6.8 illustrates data alignment control for 16-bit access areas. With
16-bit access areas, the upper data bus (D
accesses. The amount of data that can be accessed at one time is one byte or one word, and a
longword access is executed as two word accesses.
Rev. 4.00 Jan 26, 2006 page 152 of 938
REJ09B0276-0400
) or lower data bus (D
8
to D
) is always used for accesses. The amount of data that
15
8
1st bus cycle
2nd bus cycle
1st bus cycle
2nd bus cycle
3rd bus cycle
4th bus cycle
to D
15
to D
) is used according to the bus specifications
7
0
Upper data bus
D
D
15
) and lower data bus (D
8
Lower data bus
D
D
8
7
0
to D
) are used for
7
0
Advertisement
Table of Contents
