Table of Contents
Advertisement
PB
n
WPBD:
Write to PBDDR
WPB:
Write to port B
RPB:
Read port B
SSOE:
Software standby output port enable
Figure C.11 (b) Port B Block Diagram (Pin PB
Software standby
Reset
SSOE
Hardware
R
standby
Q
PB
DDR
n
C
WPBD
Bus released
Reset
Mode
1 to 5
R
Q
PB
DR
n
C
RPB
Appendix C I/O Port Block Diagrams
D
D
WPB
Rev. 4.00 Jan 26, 2006 page 907 of 938
Bus controller
CS6 output
CS output enable
TPC
TPC output enable
Next data
Output trigger
8-bit timer
Output enable
Compare match output
TMO2
TMO3 input
DMAC
DREQ0
DREQ1 input
)
1
REJ09B0276-0400
Advertisement
Table of Contents
