Block Diagram - Renesas H8/3067 Series User Manual

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for H8/3067 Series:
Table of Contents

Advertisement

Section 14 Smart Card Interface
14.1.2

Block Diagram

Figure 14.1 shows a block diagram of the smart card interface.
RDR
RxD
RSR
TxD
SCK
Legend
SCMR: Smart card mode register
RSR:
Receive shift register
RDR:
Receive data register
TSR:
Transmit shift register
TDR:
Transmit data register
SMR:
Serial mode register
SCR:
Serial control register
SSR:
Serial status register
BRR:
Bit rate register
Figure 14.1 Block Diagram of Smart Card Interface
Rev. 4.00 Jan 26, 2006 page 542 of 938
REJ09B0276-0400
Module data bus
TDR
SCMR
SSR
SCR
TSR
SMR
Transmission/
reception
control
Parity generation
Parity check
BRR
Baud rate
generator
Clock
External clock
Internal
data bus
φ
φ/4
φ/16
φ/64
TXI
RXI
ERI

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3067H8/3066H8/3065H8/3067rf

Table of Contents