Table of Contents
Advertisement
Section 6 Bus Controller
φ
RASn
φ
RASn
φ
RASn
φ
RASn
Note: n = 2 to 5
Figure 6.24 RAS
Rev. 4.00 Jan 26, 2006 page 178 of 938
REJ09B0276-0400
DRAM access cycle
(a) Access to DRAM space with a different row address
CBR refresh cycle
(b) CAS-before-RAS refresh cycle
DRCRA write cycle
(c) BE bit or RDM bit cleared to 0 in DRCRA
(d) External bus released
RASn Negation Timing when RAS Down Mode is Selected
RAS
RAS
External bus released
High-impedance
Advertisement
Table of Contents
