Renesas H8/3067 Series User Manual page 849

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for H8/3067 Series:
Table of Contents

Advertisement

DTCR0B—Data Transfer Control Register 0B
Short address mode
7
Bit
DTE
DTSZ
Initial value
0
Read/Write
R/W
R/W
Data transfer size
0
Byte-size transfer
1
Word-size transfer
Data transfer enable
0
Data transfer is disabled
1
Data transfer is enabled
6
5
4
DTID
RPE
0
0
0
R/W
R/W
Data transfer interrupt enable
0
1
Repeat enable
RPE DTIE
0
0
I/O mode
1
0
Repeat mode
1
1
Idle mode
Data transfer increment/decrement
Incremented: If DTSZ = 0, MAR is incremented by 1 after each transfer
0
If DTSZ = 1, MAR is incremented by 2 after each transfer
Decremented: If DTSZ = 0, MAR is decremented by 1 after each transfer
1
If DTSZ = 1, MAR is decremented by 2 after each transfer
Appendix B Internal I/O Registers
H'FFF2F
3
2
1
DTIE
DTS2
DTS1
0
0
0
R/W
R/W
R/W
Data transfer select
Bit 2
Bit 1
Bit 0
DTS2
DTS1
DTS0
Compare match/input capture A interrupt
0
0
from 16-bit timer channel 0
Compare match/input capture A interrupt
1
from 16-bit timer channel 1
0
Compare match/input capture A interrupt
0
1
from 16-bit timer channel 2
1
A/D converter conversion end interrupt
0
SCI0 transmit-data-empty interrupt
0
1
SCI0 receive-data-full interrupt
1
Falling edge of DREQ input
0
1
Low level of DREQ input
1
Interrupt requested by
DTE bit is disabled
Interrupt requested by
DTE bit is enabled
Description
Rev. 4.00 Jan 26, 2006 page 825 of 938
DMAC0
0
DTS0
0
R/W
Data Transfer Activation Source
REJ09B0276-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3067H8/3066H8/3065H8/3067rf

Table of Contents