Table of Contents
Advertisement
Section 6 Bus Controller
φ
Address bus
CS
0
AS
RD
Data bus
6.8.3
Wait Control
As with the basic bus interface, either program wait insertion or pin wait insertion using the WAIT
pin can be used in the initial cycle (full access) of the burst ROM interface.
Wait states cannot be inserted in a burst cycle.
Rev. 4.00 Jan 26, 2006 page 198 of 938
REJ09B0276-0400
Full access
T
T
1
2
Read data
Figure 6.42 Example of Burst ROM Access Timing
Burst access
T
T
T
3
1
Only lower address changes
Read data
T
T
2
1
2
Read data
Advertisement
Table of Contents
