Table of Contents
Advertisement
Type
Symbol
Operating
MD
to
2
mode
MD
0
control
RES
System
control
RESO
FWE
STBY
BREQ
BACK
Interrupts NMI
IRQ
to
5
IRQ
0
Pin No.
PRQP
0100KA-A
PTQP
PRQP
0100KA-A
0100JE-B I/O
75 to 73
77 to 75
63
65
10
12
10
12
62
64
59
61
60
62
64
66
17, 16,
19, 18,
90 to 87
92 to 89
Name and Function
Input
Mode 2 to mode 0: For setting the
operating mode, as follows. Inputs at these
pins must not be changed during operation.
MD
MD
2
1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Input
Reset input: When driven low, this pin
resets the chip
Output Reset output (Mask ROM version):
Outputs the reset signal generated by the
watchdog timer to external devices
Input
Write enable signal (Flash memory and
flash memory R versions): Flash memory
write control signal
Input
Standby: When driven low, this pin forces
a transition to hardware standby mode
Input
Bus request: Used by an external bus
master to request the bus right
Output Bus request acknowledge: Indicates that
the bus has been granted to an external
bus master
Input
Nonmaskable interrupt: Requests a
nonmaskable interrupt
Input
Interrupt request 5 to 0: Maskable
interrupt request pins
Rev. 4.00 Jan 26, 2006 page 11 of 938
Section 1 Overview
MD
Operating Mode
0
0
—
1
Mode 1
0
Mode 2
1
Mode 3
0
Mode 4
1
Mode 5
0
Mode 6
1
Mode 7
REJ09B0276-0400
Advertisement
Table of Contents
