Table of Contents
Advertisement
φ
A
to A
,
23
0
CS
n
AS
RD
(read)
D
to D
15
0
(read)
HWR, LWR
(write)
D
to D
15
0
(write)
Figure 21.12 Basic Bus Cycle: Three-State Access
T
T
1
2
t
ACC4
t
ACC4
t
ACC2
t
WSD
t
AS2
t
t
WDD
WDS2
Section 21 Electrical Characteristics
T
3
t
RDS
t
WSW2
Rev. 4.00 Jan 26, 2006 page 741 of 938
REJ09B0276-0400
Advertisement
Table of Contents
