Table of Contents
Advertisement
Section 6 Bus Controller
WCRL
7
Bit
W31
Initial value
1
Read/Write
R/W
Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of
program wait states when area 3 in external space is accessed while the AST3 bit in ASTCR is set
to 1.
Bit 7
Bit 6
W31
W30
Description
0
0
Program wait not inserted when external space area 3 is accessed
1
1 program wait state inserted when external space area 3 is accessed
1
0
2 program wait states inserted when external space area 3 is accessed
1
3 program wait states inserted when external space area 3 is accessed
Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the number of
program wait states when area 2 in external space is accessed while the AST2 bit in ASTCR is set
to 1.
Bit 5
Bit 4
W21
W20
Description
0
0
Program wait not inserted when external space area 2 is accessed
1
1 program wait state inserted when external space area 2 is accessed
1
0
2 program wait states inserted when external space area 2 is accessed
1
3 program wait states inserted when external space area 2 is accessed
Rev. 4.00 Jan 26, 2006 page 128 of 938
REJ09B0276-0400
6
5
W30
W21
1
1
R/W
R/W
4
3
W20
W11
1
1
R/W
R/W
2
1
W10
W01
1
1
R/W
R/W
(Initial value)
(Initial value)
0
W00
1
R/W
Advertisement
Table of Contents
