Renesas H8/3067 Series User Manual page 344

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for H8/3067 Series:
Table of Contents

Advertisement

Section 8 I/O Ports
Port B Data Register (PBDR): PBDR is an 8-bit readable/writable register that stores output data
for pins port B. When port B functions as an output port, the value of this register is output. When
a bit in PBDDR is set to 1, if port B is read the value of the corresponding PBDR bit is returned.
When a bit in PBDDR is cleared to 0, if port B is read the corresponding pin logic level is read.
Bit
7
PB
Initial value
0
Read/Write
R/W
PBDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its previous setting.
Rev. 4.00 Jan 26, 2006 page 320 of 938
REJ09B0276-0400
6
5
PB
PB
7
6
5
0
0
R/W
R/W
4
3
PB
PB
4
3
0
0
R/W
R/W
Port B data 7 to 0
These bits store data for port B pins
2
1
PB
PB
PB
2
1
0
0
0
R/W
R/W
R/W
0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3067H8/3066H8/3065H8/3067rf

Table of Contents