Section 5 Interrupt Controller
5.4.2
Interrupt Sequence
Figure 5.7 shows the interrupt sequence in mode 2 when the program code and stack are in an
external memory area accessed in two states via a 16-bit bus.
Figure 5.7 Interrupt Sequence
Rev. 4.00 Jan 26, 2006 page 115 of 938
REJ09B0276-0400