Data Format - Renesas H8/3067 Series User Manual

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for H8/3067 Series:
Table of Contents

Advertisement

14.3.3

Data Format

Figure 14.3 shows the smart card interface data format. In reception in this mode, a parity check is
carried out on each frame, and if an error is detected an error signal is sent back to the transmitting
device to request retransmission of the data. In transmission, the error signal is sampled and the
same data is retransmitted if the error signal is low.
No parity error
Ds
Parity error
Ds
Legend
Ds:
Start bit
D0 to D7: Data bits
Dp:
Parity bit
DE:
Error signal
The operating sequence is as follows.
1. When the data line is not in use it is in the high-impedance state, and is fixed high with a pull-
up resistor.
2. The transmitting device starts transfer of one frame of data. The data frame starts with a start
bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
3. With the smart card interface, the data line then returns to the high-impedance state. The data
line is pulled high with a pull-up resistor.
4. The receiving device carries out a parity check. If there is no parity error and the data is
received normally, the receiving device waits for reception of the next data. If a parity error
occurs, however, the receiving device outputs an error signal (DE, low-level) to request
retransmission of the data. After outputting the error signal for the prescribed length of time,
D0
D1
D2
D3
Output from transmitting device
D0
D1
D2
D3
Output from transmitting device
Figure 14.3 Smart Card Interface Data Format
Section 14 Smart Card Interface
D4
D5
D6
D7
D4
D5
D6
D7
Rev. 4.00 Jan 26, 2006 page 553 of 938
Dp
Dp
DE
Output from
receiving
device
REJ09B0276-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3067H8/3066H8/3065H8/3067rf

Table of Contents