Table of Contents
Advertisement
Section 21 Electrical Characteristics
φ
t
AD
A
to A
,
23
0
CS
n
AS
RD
(read)
D
to D
15
0
(read)
HWR, LWR
(write)
D
to D
15
0
(write)
Note:
*
Specification from the earliest negation timing of A
Rev. 4.00 Jan 26, 2006 page 740 of 938
REJ09B0276-0400
T
1
t
cyc
t
t
CH
CL
t
Cf
t
ASD
t
AS1
t
ASD
t
AS1
t
ACC1
t
ASD
t
AS1
t
WDD
Figure 21.11 Basic Bus Cycle: Two-State Access
T
2
t
Cr
t
cyc
t
t
ACC3
SD
t
ACC3
t
RDS
t
SD
t
WSW1
t
WDS1
to A
, CSn, and RD.
23
0
t
PCH1
t
AH
t
t
RSD
PCH2
*
t
RDH
t
PCH1
t
AH
t
WDH
Advertisement
Table of Contents
