Section 13 Serial Communication Interface; Overview; Features - Renesas H8/3067 Series User Manual

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for H8/3067 Series:
Table of Contents

Advertisement

Section 13 Serial Communication Interface

13.1

Overview

The H8/3067 Group has a serial communication interface (SCI) with three independent channels.
All three channels have identical functions. The SCI can communicate in both asynchronous and
synchronous mode. It also has a multiprocessor communication function for serial communication
among two or more processors.
When the SCI is not used, it can be halted to conserve power. Each SCI channel can be halted
independently. For details, see section 20.6, Module Standby Function.
The SCI also has a smart card interface function conforming to the ISO/IEC 7816-3 (Identification
Card) standard. This function supports serial communication with a smart card. Switching
between the normal serial communication interface and the smart card interface is carried out by
means of a register setting.
13.1.1

Features

SCI features are listed below.
• Selection of synchronous or asynchronous mode for serial communication
Asynchronous mode
Serial data communication is synchronized one channel at a time. The SCI can communicate
with a universal asynchronous receiver/transmitter (UART), asynchronous communication
interface adapter (ACIA), or other chip that employs standard asynchronous communication. It
can also communicate with two or more other processors using the multiprocessor
communication function. There are twelve selectable serial data transfer formats.
 Data length:
 Stop bit length:
 Parity:
 Multiprocessor bit:
 Receive error detection: parity, overrun, and framing errors
 Break detection:
Synchronous mode
Serial data communication is synchronized with a clock signal. The SCI can communicate with
other chips having a synchronous communication function.
There is a single serial data communication format.
Section 13 Serial Communication Interface
7 or 8 bits
1 or 2 bits
even/odd/none
1 or 0
by reading the RxD level directly when a framing error occurs
Rev. 4.00 Jan 26, 2006 page 477 of 938
REJ09B0276-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3067H8/3066H8/3065H8/3067rf

Table of Contents