Table of Contents
Advertisement
TCSR1—Timer Control/Status Register 1
Bit
Initial value
Read/Write
Compare match/input capture flag B
Note: * Only 0 can be written to bits 7 to 5, to clear these flags.
7
6
5
CMFB
CMFA
OVF
0
0
0
R/(W)*
R/(W)*
R/(W)*
Input capture enable
0
1
Timer overflow flag
[Clearing condition]
0
Read OVF when OVF = 1, then write 0 in OVF.
[Setting condition]
1
TCNT overflows from H'FF to H'00.
Compare match/input capture flag A
[Clearing condition]
0
Read CMFA when CMFA = 1, then write 0 in CMFA.
[Setting condition]
1
TCNT = TCORA
[Clearing condition]
0
Read CMFB when CMFB = 1, then write 0 in CMFB.
[Setting conditions]
TCNT = TCORB
1
The TCNT value is transferred to TCORB by an input capture signal when
TCORB functions as an input capture register.
Appendix B Internal I/O Registers
H'FFF83
4
3
2
1
ICE
OIS3
OIS2
OS1
0
0
0
0
R/W
R/W
R/W
R/W
Output select A1 and A0
Bit 1
Bit 0
OS1
OS0
0
No change at compare match A
0
1
0 output at compare match A
1 output at compare match A
0
1
Output toggles at compare
1
match A
Output/input capture edge select B3 and B2
Bit 3
Bit 2
ICE in
TCSR1
OIS3
OIS2
0
No change at compare match B
0
0 output at compare match B
1
0
1 output at compare match B
0
1
Output toggles at compare match
1
B
TCORB input capture on rising
0
edge
0
TCORB input capture on falling
1
1
edge
TCORB input capture on both
0
1
rising and falling edges
1
TCORB is a compare match register
TCORB is an input capture register
Rev. 4.00 Jan 26, 2006 page 847 of 938
8-bit timer channel 1
0
OS0
0
R/W
Description
Description
REJ09B0276-0400
Advertisement
Table of Contents
