Altera cyclone V Technical Reference page 2050

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Missed_Frame_And_Buffer_Overflow_Counter
The DMA maintains two counters to track the number of frames missed during reception. This register
reports the current value of the counter. The counter is used for diagnostic purposes. Bits[15:0] indicate
missed frames because of the host buffer being unavailable. Bits[27:17] indicate missed frames because of
buffer overflow conditions (MTL and MAC) and runt frames (good frames of less than 64 bytes) dropped
by the MTL.
Receive_Interrupt_Watchdog_Timer
This register, when written with non-zero value, enables the watchdog timer for the Receive Interrupt (Bit
6) of Register 5 (Status Register)
AXI_Bus_Mode
The AXI Bus Mode Register controls the behavior of the AXI master. It is mainly used to control the burst
splitting and the number of outstanding requests.
AHB_or_AXI_Status
This register provides the active status of the AXI interface's read and write channels. This register is useful
for debugging purposes.
Current_Host_Transmit_Descriptor
The Current Host Transmit Descriptor register points to the start address of the current Transmit
Descriptor read by the DMA.
Current_Host_Receive_Descriptor
The Current Host Receive Descriptor register points to the start address of the current Receive Descriptor
read by the DMA.
Current_Host_Transmit_Buffer_Address
The Current Host Transmit Buffer Address register points to the current Transmit Buffer Address being
read by the DMA.
Current_Host_Receive_Buffer_Address
The Current Host Receive Buffer Address register points to the current Receive Buffer address being read
by the DMA.
HW_Feature
This register indicates the presence of the optional features or functions of the gmac. The software driver
can use this register to dynamically enable or disable the programs related to the optional blocks.
Bus_Mode
The Bus Mode register establishes the bus operating modes for the DMA.
Module Instance
emac0
emac1
Offset:
0x1000
Access:
RW
Ethernet Media Access Controller
Send Feedback
on page 17-861
on page 17-864
on page 17-865
on page 17-866
on page 17-868
0xFF700000
0xFF702000
on page 17-859
on page 17-861
on page 17-866
on page 17-867
Base Address
17-835
Bus_Mode
Register Address
0xFF701000
0xFF703000
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents