ST STM32L4+ Series Reference Manual page 1212

Advanced-control timers (TIM1/TIM8)
Figure 302. Counter timing diagram, Update event with ARPE=1 (counter overflow)
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag
Auto-reload preload
Auto-reload active
37.3.3 Repetition counter
Section 37.3.1: Time-base unit
respect to the counter overflows/underflows. It is actually generated only when the repetition
counter has reached zero. This can be useful when generating PWM signals.
This means that data are transferred from the preload registers to the shadow registers
(TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx
capture/compare registers in compare mode) every N+1 counter overflows or underflows,
where N is the value in the TIMx_RCR repetition counter register.
The repetition counter is decremented:
•
At each counter overflow in upcounting mode,
• At each counter underflow in downcounting mode,
•
At each counter overflow and at each counter underflow in center-aligned mode.
Although this limits the maximum number of repetition to 32768 PWM cycles, it makes
it possible to update the duty cycle twice per PWM period. When refreshing compare
registers only once per PWM period in center-aligned mode, maximum resolution is
2xT
The repetition counter is an auto-reload type; the repetition rate is maintained as defined by
the TIMx_RCR register value (refer to
software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave
mode controller, it occurs immediately whatever the value of the repetition counter is and the
repetition counter is reloaded with the content of the TIMx_RCR register.
1212/2301
CK_PSC
CEN
F7
(UIF)
FD
register
Write a new value in TIMx_ARR
register
, due to the symmetry of the pattern.
ck
F8 F9 FA FB FC
FD
describes how the update event (UEV) is generated with
Figure 303). When the update event is generated by
RM0432 Rev 6
36 35 34 33 32 31 30 2F
36
36
RM0432
MS31194V1