Download Print this page

ST STM32L4+ Series Reference Manual page 1257

Hide thumbs Also See for STM32L4+ Series:

Advertisement

RM0432
37.4
TIM1/TIM8 registers
Refer to for a list of abbreviations used in register descriptions.
The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).
37.4.1
TIMx control register 1 (TIMx_CR1)(x = 1, 8)
Address offset: 0x00
Reset value: 0x0000
15
14
13
Res.
Res.
Res.
Res.
Bits 15:12 Reserved, must be kept at reset value.
Bit 11 UIFREMAP: UIF status bit remapping
Bit 10 Reserved, must be kept at reset value.
Bits 9:8 CKD[1:0]: Clock division
Bit 7 ARPE: Auto-reload preload enable
Bits 6:5 CMS[1:0]: Center-aligned mode selection
Note: Switch from edge-aligned mode to center-aligned mode as long as the counter is
12
11
10
9
UIFRE
Res.
CKD[1:0]
MAP
rw
rw
0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the
dead-time and sampling clock (t
(ETR, TIx),
00: t
=t
DTS
CK_INT
01: t
=2*t
DTS
CK_INT
10: t
=4*t
DTS
CK_INT
11: Reserved, do not program this value
0: TIMx_ARR register is not buffered
1: TIMx_ARR register is buffered
00: Edge-aligned mode. The counter counts up or down depending on the direction bit
(DIR).
01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare
interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
only when the counter is counting down.
10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare
interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
only when the counter is counting up.
11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare
interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
both when the counter is counting up or down.
enabled (CEN=1) is not allowed
Advanced-control timers (TIM1/TIM8)
8
7
6
ARPE
CMS[1:0]
rw
rw
rw
)used by the dead-time generators and the digital filters
DTS
RM0432 Rev 6
5
4
3
2
DIR
OPM
URS
rw
rw
rw
rw
1
0
UDIS
CEN
rw
rw
1257/2301
1302

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?